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Reducing Glitching and Leakage Power in Low Voltage CMOS Circuits 
Using Multiple Threshold Transistors 
Abstract 
The need for low power dissipation in portable computing and wireless communication is making 
design communities accept ultra low voltage CMOS processes. With the lowering of' supply voltage, 
the transistor thresholds (Vth) have to be scaled down to meet the performance requirements. 
However, such scaling can increase the leakage current through a transistor, thereby increasing 
the leakage power. It can also be noted that  in static CMOS circuits, the paths converging t o  
any internal gate may have different propagation delays. The delay mismatch of' different paths 
causes spurious transitions. Such transitions increase the power dissipation due to the switching 
component of current. In this paper we present a novel algorithm to  balance different paths of a 
design converging t o  logic gates using multiple threshold transistors such that  both p,ower dissipation 
due to  spurious transitions and leakage current are minimized. Leakage power is reduced due t o  the 
use of high threshold transistors in the non-critical paths. Results for ISCAS benchmark circuits 
show tha t  the glitching power can be minimized by more than 30% using three different threshold 
voltages. The practicality of multiple threshold designs using dual-gated SO1 (Silicon-On-Insulator) 
technology is also discussed. 
1 Introduction 
With the  growing use of portable and wireless electronic systems, reduction in pourer consumption 
has become one of the  main concerns in today's VLSI circuit and system design. 
For a CMOS digital circuit, power dissipation includes three components [8]: switching power 
dissipation (Pswitching), short-circuit power dissipation (PShort-Ci~CUit), and static leakage power 
dissipation (Pleakage). The average power dissipation can be expressed by, 
where CY is the switching activity (average number of switching per clock period), CL is the load 
capacitance, fclk is the clock frequency, Is, is the direct-path short circuit current, Ireakage is 
the leakage current, and VDD is the supply voltage. Lowering supply voltage is obviously the 
most effective way t o  reduce the power consumption. With the scaling of the supply voltage, the 
transistor threshold voltages should also be scaled in order to  satisfy the performance requirements. 
Unfortunately, such scaling leads t o  the increase of the leakage current through a transistor [5]. 
Therefore, the  leakage power cannot be ignored for low voltage low power circuit designs. 
Among the three sources of power dissipation, switching current (which charges or discharges 
load capacitances of logic gates) produces a majority of the power dissipation. Switching includes 
functional transitions and spurious transitions (glitches). Due to  the delay of each gate, paths 
arriving a t  one internal gate may have different propagation delays. Therefore, a gate exhibits 
multiple spurious transitions before settling to the correct logic level. In typical combinational 
logic circuit, spurious transitions account for between 10% and 40% of switching power. In some 
circuits such as combinational adders [2, 61, the power dissipation caused by glitches can even be 
as high as 70% of the total power. In order to  reduce the power dissipation caused by spurious 
transitions, the delays of different paths converging to  each logic gate should be roughly equal. One 
method to  balance such paths is to  selectively add buffers in small delay paths [7,9]. However, the 
added circuitry not only increases overall circuit area but also consumes power itself. Therefore, 
the costs of additional buffers may offset the reduction of spurious transitions [3]. Gate re-sizing [I] 
is another method to  balance paths. By replacing a gate with a logically equivalent but smaller cell, 
the delay of that  gate can be changed. However, with the reduction of transistor size, direct path 
current will increase. This in turn increases the power component due to direct path current. Also, 
in custom design, transistors in non-critical paths are normally small and hence, gake re-sizing may 
not be tha t  effective. 
In this paper, we present a new method t o  reduce power dissipation under performance con- 
straints using multiple threshold transistors. Since the delay of each gate is a function of the 
threshold voltage, by increasing the threshold voltages of those gates in non-critical paths, the 
propagation delays along different paths converging to  the same gate can be balanced so that  spu- 
rious transitions are minimized. The performance will be maintained because it is determined by 
Figure 1: Glitching in static CMOS circuit 
the critical path. Choosing higher threshold voltages for the transistors in non-critical paths can 
also reduce leakage current in such paths. Therefore, multiple threshold transisto;ps technique can 
be efficient in reducing power dissipation of low voltage CMOS circuits. 
The rest of the paper is organized as follows. In section 2, necessary definitions are introduced. 
Principles regarding the use of multiple threshold transistors to  balance paths are discussed in 
section 3. Section 4 describes a heuristic algorithm to  properly assign different threshold volt- 
ages to  different transistors. The pseudecode of our program is also given in this section. The 
practicality of multiple threshold designs using different technologies is discussed i11 section 5. Sec- 
tion 6 presents the implementation details and experimental results on ISCAS benlchmark circuits. 
Finally, conclusions are given in Section 7. 
2 Definitions 
A combinational circuit can be represented as a directed acyclic graph. Each node in the graph 
corresponds t o  a logic gate in the circuit while each edge corresponds t o  a path. Iin this paper, we 
have used the terms "node" and "gate" interchangeably. In this section we will give the necessary 
concepts. 
2.1 Spurious transition 
In a CMOS circuit, due t o  the delay mismatch along different fan-in paths of each internal gate and 
primary output, a gate may have unexpected transitions (glitches or spurious transitions) before 
settling t o  the correct logic level. Figure 1 is a simple circuit used to  show how a glitch occurs when 
two or more paths having different delays converge to  a logic gate. For simplicity, the two gates are 
assumed t o  have unit delay. All the primary inputs are assumed t o  change simultan~eously. Because 
of the finite delay of each logic gate, a spurious transition occurs a t  the primary output y before it 
settles t o  the expected logic value (logic "Low"). The corresponding waveform is shown in Figure 
2.2 Propagation delay 
The propagation delay of node x ,  denoted as tp(x), defines how quickly the output responds t o  















P d  ( ~ j )  = C t, (i) 
i = l  
Low 
where m j  is the number of nodes along path nj. 
For a node x, among all the paths arriving a t  this node (fan-in paths), there exists a path (or 
paths) which has a maximum propagation delay value MAX(x)  and a path (or paths) which has 
a minimum propagation delay value M I N  (x). 
I 
MAX(x) = max{Pd(nj)) (3) 
MIN(x) = min{Pd(nj)) (4) 
where Pd(n j )  is the propagation delay of each path n j  arriving a t  node x. The propagation delay 
along a fan-out path nk of node x can be calculated as follows, 
For each primary input x,  MAX(x)  = 0, M I N ( x )  = 0, and t,(x) = 0. For each node x in level 1 
(level of a node is equal t o  the maximum of the level of its fan-in nodes plus 1; levfel of all primary 
inputs being 0), M A X ( x )  = 0, M I N ( x )  = 0. Using equation 3, 4, and 5, level by level, we can 
calculate M A X ( x )  and M I N ( x )  associated with each node x,  and the propagation delay associated 
with each path. 
2.3 Imbalance measure Mv 
Since a spurious transition results from the delay mismatch of different fan-in paths, no new spurious 
transition can occur at a logic gate which has only one fan-in node. Such a node call only propagate 
glitches generated a t  its fan-in node. 
Figure 3: An n-input NAND 
For a node x which has two or more fan-in nodes, the difference between the two values M A X ( x )  
and M I N ( x )  has an important effect on the glitches generated a t  this node. Therefore, we define 
imbalance measure Mv as the sum of the difference between the two values M A X ( x )  and M I N ( x )  
associated with each node: 
all nodes 
where S ( x )  = M A X ( x )  - M I N ( x ) .  
2.4 Glitching power measure M p  
Spurious transitions are unnecessary transitions. However, they will increase the power dissipation 
due to  switching. Equation 1 indicates that switching power is proportional to the load capacitance. 
Therefore, we define glitching power measure, denoted by Mp, as a measure of the power dissipation 
caused by glitches, 
all nodes 
where C ( x )  is the load capacitance of node x .  For low power design, Mp must be reduced in order 
to  reduce total power consumption. 
3 Multiple threshold transistors technique 
In this section, we first explain how to use the Elmore delay model [4] to obtain the delay of each 
gate, with the capacitance of each internal node in a logic gate taken into consideration. Then we 
discuss the relationship between propagation delay and threshold voltage. 
Figure 4: Equivalent pull-down network of n-input NAND gate 
3.1 Elmore delay model 
Let us look a t  the n-input NAND gate which is shown in Figure 3. It can be analyzed using an 
equivalent R C  network. Each MOS transistor has an equivalent on-resistor Rj ,  aind each internal 
node of the n-input NAND gate has a capacitance Cj. The transistors in the pulll-down network 
are in series. Therefore, t p ~ ~  is dominant. 
The equivalent R C  network of the pull-down network is shown in Figure 4. The worst case 
occurs when each Cj needs to  be discharged. Based on the Elmore delay model, the worst case 
delay tpw of the pull-down network is given by, 
The best case occurs when only capacitance Cn needs to  be discharged and all other capacitances 
have already been discharged. The best case delay tpb of the pull-down network is given by, 
The capacitance of each internal node j (j varies from 1 to n - 1) in the n-input NAND gate is 
given as follows, 
cj = 2 Cdn (lo) 
where Cdn is the diffusion capacitance of a NMOS transistor. The capacitance of internal node n 
is, 
c n  = fanout (Cgp + Cgn) + n C d p  + Cdn  [I1) 
where Cdp is the diffusion capacitance of a PMOS transistor, Cgp and Cgn are the gate capacitances 
corresponding t o  a PMOS transistor and an NMOS transistor respectively, is the fan-out 
number of the gate, and n is the number of fan-in gates. Assuming that  a PMOlS transistor and 
an NMOS transistor have the same diffusion capacitance Cd and the same gate capacitance Cg, we 
have, 
cj =2Cd ( j=  1 , 2 , . . . , n -  1) (12) 
and 
Cn = 2fanout Cg + (n  + 1 ) C d  (13) 
Assuming that  each NMOS transistor has the same on-resistance R,  the worst-case delay and 
the best-case delay of the pull-down network are simplified as follows, 
and 
The real t p ~ ~  varies from tpb to  t pw .  For simplicity, we take the average of the two, 
Substituting equation 14 and 15 into 16, we have, 
where Cavg is equal to (9 Cd + 2n fanout C,), and is determined by input number n ,  diffusion 
capacitance Cd, and gate capacitance C,. 
For an n-input NOR gate, the n PMOS transistors in the pull-up network are in series. There- 
fore, t p ~ ~  is dominant. Following the same procedure, we get similar expressions. Complex gates 
such as XOR and XNOR can be viewed as a combination of NAND gates and NOR gates. There- 
fore, based on the Elmore delay model we can obtain the propagation delay of each gate in a logic 
circuit. 
3.2 Relationship between delay and threshold voltage 
Equation 17 indicates that  the propagation delay of a CMOS gate is proportional t,o the equivalent 
on-resistance R of the transistors in a logic gate. Although the on-resistance R depends on the 
operation point and varies during the switching transient, we still can make a reasonable approxi- 
mation by using a fixed value. This value is the average of the resistances a t  the end points of the 
transitions. Consider a CMOS inverter. The on-resistance R of the NMOS transia'tor is given by, 
R vs. Vth 
threshold voltage (v) 
Figure 5: Relationship between R and Vth 
where VTn is the threshold voltage of the NMOS transistor. k ,  is the gain factor of a NMOS 
transistor. It is equal to  the product of process transconductance parameter k' and the ( W / L )  
ratio. 
Figure 5 shows the relationship between equivalent on-resistance R and threslhold voltage Vth 
with k ,  = 8 . 0 - ~  A/V2 and W / L  = 1.8/1.2. Given a fixed supply voltage VDD, the on-resistance R 
changes with threshold voltage. Therefore, different threshold voltages result in different propaga- 
tion delays of a gate. 
In our method, the transistors in non-critical paths will be assigned to  higher threshold voltages 
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in order to  balance paths. Figure 6 shows the relationship between leakage current and different 
threshold voltages. If threshold voltage increases from Vth2 t o  Vthl, the leakage current a t  V, = 0 
will decrease from I2 t o  II. Obviously, leakage currents through those transistors in non-critical 
paths will be reduced. This makes our method suitable for low voltage low power design. 
4 Algorithm to properly choose different threshold transistors 
In this section, we first show how t o  levelize a circuit. Then we define the concelpt of delay cost. 
Based on this concept, a heuristic algorithm t o  properly assign different threshold voltages t o  
different gates is proposed. Since the algorithm traverses each node level by level, its complexity is 
O(n) ,  where n is the total number of logic gates in a circuit. We also give the pseudo-code of our 
algorithm. 
4.1 Circuit levelizing 
For a combinational circuit, the distance of a node from primary inputs can be embodied in its 
logic level. The level of each primary input is defined t o  be 0. The level of a node x, denoted as 
l (x) ,  can be calculated by the following equation: 
where j is the fan-in node of node x and varies from 1 t o  n ,  and n is the total number of fan-in 
nodes of node x. The following procedure is used t o  levelize each node of a cir&it: 
Circuit levelizing function levelize() 
For each node x 
If (it is not a primary output) 
Set 1 (x) = 0 
For (each primary input x) 
Add node x into queue Q 
While (Q not empty) { 
Remove node x from Q 
For each fan-out node y of node x { 
If (y is not a primary output) 
If (1 + l(x) > l ( ~ ) )  { 
l(y) = 1 + l(x) 
Add node y into queue Q 
1 
4.2 Algorithm to assign different threshold voltages to different nodes 
Section 2 shows that  the sum of S(x) associated with each node x is the imbalance measure of a 
circuit. Reducing S(x) results in a reduction of M D .  This in turn will reduce plower dissipation 
caused by spurious transitions. This is the basic idea of our heuristic algorithm. Our method works 
Figure 7: Delay cost 
as follows. Starting from the nodes in level one, the algorithm checks each node level by level. If 
changing the threshold voltage of the gate will reduce the imbalance measure of its fan-out gate(s), 
the gate will be assigned to  a different threshold voltage. 
I t  should be noted tha t  node x may have more than one fan-in path with the same M I N ( x ) .  
Let us look a t  Figure 7. Node a and v are the two fan-out gates of node w. Th.e fan-out paths 
of node w are path 7r2 and 7r4. Paths nl and 7r2 are the fan-in paths of node a. For node v, the 
fan-in paths are 7r3, 7r4, and 7rg. Let us assume that  paths 7r4 and 7rs have the sa.me propagation 
delay M I N ( v )  which is less than the propagation delay of path 7r3, which is M A X  (v). Let us also 
assume that  node w is the node being checked. The heuristic method checks each gate only once. 
If we change the threshold voltage of node w, the propagation delay difference hetween path n3 
and path 7r4 may become smaller. Since node u is in the level one higher than node w, node u 
cannot be checked before node w. The propagation delay of path 7r5 still remains a t  the old value 
M I N ( v ) .  Therefore, S(v) = MAX(v)  - M I N ( v )  doesn't change. Nevertheless, if we change the 
threshold voltage of gate w, the next time when node u is checked, only path 7r5 will have the 
value M I N ( v )  for node v. Node u still may be assigned to  a different value. Therefore, S(v) will 
be reduced. According to  the definition of glitching power measure in section 2.4, this in turn will 
reduce glitching power. But if we do not change the threshold voltage of node w, it is impossible 
for node u t o  be assigned to  a different delay value. 
To avoid the case mentioned above, we introduce another concept called delay cost C(x) for 
node x. The delay cost is used as a criterion to  determine whether a node should be assigned to  a 
different threshold voltage. Again let us look a t  Figure 7. Suppose node x (black circle) is the node 
being checked with n fan-out nodes. Each fan-out path i of node x has the same propagation delay 
value Pd( i )  = M A X  (x) + tp(x). Each fan-out node (grey circle) of node x has i?zi fan-in paths, 
each corresponding to  propagation delay of Pd( i j ) .  The delay cost C(x) of node x is defined as the 
sum of propagation delay differences between one fan-out path of node x and all other fan-in paths 
of each fan-out node of node x (such as node y, w, and u),  
For node w, its delay cost C(w) is 
where Pd(n; )  ( i=l ,  2, ..., 5) is the propagation delay of path R;. 
Assume that  reducing the delay cost of node x leads to reducing S(y), where y is the fan-out 
gate of node x. The following is the pseudo-code of our program. First levelize t,he circuit using 
the function levelizef) provided in section 4.1. Assign an initial threshold voltage to  each gate of 
the simulated circuit. Using the Elmore delay model, obtain the delay of each node. Calculate 
M I N ( x ) ,  MAX(x) ,  S(x), and delay cost C(x) associated with node x,  and the propagation delay 
of each path. Starting from the nodes in level one, the program traverses each node level by level to  
recalculate all the parameters above. Check the delay cost. Assign to the node a threshold voltage 
which can minimize its delay cost. Obviously, the complexity of this method is C)(n), where n is 
the total number of logic gates in a circuit. 
Different Threshold Voltages Assignment 
levelize() 
Initialize each node 
Compute propagation delay of node x corresponding t o  initial Vth 
Level by level, calculate M A X ( x ) ,  M I N ( x ) ,  and S(x) associated with node x 
Calculate initial imbalance measure M v  and glitching power measu7.e M p  
For each node x 
Do { 
Modify M A X ( x ) ,  M I N  (x),  and S(x) associated with node x 
If (fan-out number of node x ==I) 
If (x is not in the only fan-in of its fan-out y) 
Compute delay cost delay cost C(x) 
Assign t o  node x the K h  which can minimize C(x) 
Else 
Compute delay cost C(y) based on different Vth of node x 
Assign to  node x the K h  which can minimize C(y) 
Else { 
For each fan-out y of node x 
Compute delay cost C(x) based on different Vth 
Assign t o  node x the Kh which can minimize C(x) 
1 
calculate changed imbalance measure M b  and glitching power measure M b  ~ 1 
5 Discussion about multiple threshold transistors technique 
The threshold voltage Vth of a MOS device is given by: 
Vgb 
Figure 8: Dual-gated SO1 device cross section 
Figure 9: Dual-gated SO1 I d  - Vg characteristics for different back gate bias 
where. 
Qox &I Vth0 = q5ms - - - -- QB 2 4 ~  - - 
c o x  c o x  c o x  
q5,, is work-function difference, Qox is fixed charge sitting a t  the oxide-silicon interface, QI is 
threshold voltage adjusting implanted impurities, y is body-effect coefficient, and q 5 ~  is Fermi 
potential. VsB is the voltage difference between source and substrate. Equation 22 and 23 indicate 
tha t  different threshold voltages can be developed using different QI or controlling VsB. 
SO1 (Silicon On Insulator) technology is an efficient way to realize multiple threshold voltages. 
An SO1 circuit has better performance than a bulk silicon circuit because of the smaller parasitic 
capacitance and lower leakage current as a result of the steeper subthreshold swing. Moreover, SO1 
devices are isolated naturally. It is very easy to  control the body bias in order to  obtain multiple 
threshold voltages. As for dual-gated SO1 devices, since the front gate and the back gate surface 
potentials are strongly coupled to  each other, the front gate threshold voltage can be controlled by 
Table 1: Results of Mv and Mp for ISCAS benchmarks using two Vth with the normalized delay 
of 1 and 1.5 






I $5 4.9 1 
back bias [lo]. Figure 8 shows the dual-gated SO1 device structure. Vgf and Vgb a,re the front and 
back gate bias, while to f ,  ts;, and t0b are the front gate oxide thickness, silicon film thickness, and 
back gate oxide thickness, respectively. 
We simulated a dual-gated SO1 NMOSFET using SOI-SPICE. Results are shown in Figure 9 
where W / L  is 10/0.5, ts; is ~ o o A ,  tof is 70A, t0b is 1000A, and Vd, is 0.5V. By changing the back- 
gate bias of the dual-gated SO1 device from 3V t o  0, its threshold voltage will increase from 0.23V 
t o  0.41V. Therefore, using dual-gated SO1 technology, multiple threshold transistors technique can 
be implemented easily. 
6 Experimental results 
The method t o  reduce both glitching power and leakage power using multiple threshold transistors 
has been implemented in C under the Berkeley SIS environment. In this section we will analyze 
the results of the multiple threshold transistors technique. In this paper we only :;how the results 
of using two and three different threshold voltages. 
Section 4.2 shows that  our algorithm first assigns each node the same initial th.reshold voltage. 
The delay of a gate corresponding to  such an initial threshold voltage is t,,;,;. After being checked, if 
a node is assigned t o  a different threshold voltage, its delay will be changed t o  t,,d;f. The normalized 
delay is obtained as tp,d;f/tp,;,;. Table 1 shows the results of using two thresholld voltages with 
normalized propagation delay of 1 and 1.5. Results indicate that  the imbalance measure Mv can 
be reduced by more than 20% for some circuits, and the glitching power measure PAp decreases by 
less than 10%. Table 2 shows the results corresponding t o  normalized delay 1 and. 2. In this case, 
reduction of glitching power measure can be improved almost by a factor of two for most circuits 
compared with the former case. However, this varies for different circuits. 
Table 3 lists the results of using three threshold voltages with normalized delay of 1, 1.3, and 
1.7. Results indicate that  the imbalance measure Mv can be reduced by more than 40% for 
Table 2: Results of Mv and Mp for ISCAS benchmarks using two Kh with the normalized delay 
of 1 and 2.0 
Circuit PI'S Gate Level imbalance measure Mv glitching power 
Chosen # # # Mv I M!, I % MP I Mb 
C3540 50 1667 47 562962 476886 15.3 16335700 
C5315 178 2290 49 1067484 821676 23.0 34948320 
C6288 32 2416 124 3261486 2694630 17.4 83871710 
C7552 207 3466 43 891168 798108 10.4 28583600 
Table 3: Results of Mv and Mp for ISCAS benchmarks using three Vth with the n~ormalized delay 
of 1,1.3, and 1.7 
Circuit PI's Gate Level imbalance measure Mv 11 glitching power 
Chosen # # # Mv I M!, I % 11 MP I Mb 
[ C 3 5 4 0  50 1667 47 750616 559040 25.5 13068560 
C7552 207 3466 43 1188224 830324 30.1 22866880 
Table 4: Results of Mv and Mp for ISCAS benchmarks using three Kh with the r~ormalized delay 
of 1,1.5, and 2.0 
Circuit PI's Gate Level imbalance measure Mv 1 1  glitching power 
Chosen # # # Mv I Mb I % 1 1  MP I Mb 
24.4 
some circuits, and the glitching power measure Mp decreases by more than 25:G. Therefore, a 
three threshold transistors technique can reduce glitching power much more than a two threshold 
transistors technique. 
We also simulate the circuits using another three threshold voltages correspondirig to normalized 
delay of 1, 1.5, and 2.0. (See Table 4). Results show that  the imbalance measure MI, can be reduced 
by more than 45% for some circuits, and the glitching power measure Mp can be reduced by more 
than 30%. 
Our heuristic method in section 4 indicates that  a gate in a non-critical path can be assigned t o  
a higher threshold voltage. Obviously, this will reduce the leakage power consumed by the devices 
in non-critical paths while the performance is maintained by the critical paths. Therefore, the total 
power dissipation will be reduced further. 
7 Conclusion 
In this paper we propose a new technique to  reduce power dissipation due t o  spurious transitions and 
leakage current for low voltage circuits using multiple threshold transistors. A heuristic algorithm t o  
properly choose different threshold transistors is presented. Results for ISCAS benchmark circuits 
indicate that  multiple threshold transistors technique can effectively reduce power diissipation caused 
by glitches. Using three threshold transistors, the glitching power measure can be reduced by 
about 30%. Our results show that  using three different threshold voltages produces even more 
improvement than two threshold transistors. Our method will assign higher threshold voltages t o  
the transistors in non-critical paths if they can meet the cost function requirement. Therefore, the 
leakage power dissipated by those transistors will be reduced. The performance is maintained by 
the transistors in the critical paths. Hence, this method is very suitable for low voltage low power 
CMOS circuits. 
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